計算機組成與設計

計算機組成與設計 pdf epub mobi txt 電子書 下載2025

出版者:機械工業齣版社
作者:(美)帕特森//亨尼西
出品人:
頁數:689
译者:
出版時間:2010-4
價格:95.00元
裝幀:平裝
isbn號碼:9787111302889
叢書系列:經典原版書庫
圖書標籤:
  • 計算機
  • 體係結構
  • 計算機科學
  • ARM
  • 計算機體係結構
  • 教材
  • 英文原版
  • MIPS
  • 計算機組成原理
  • 計算機體係結構
  • 數字邏輯
  • 匯編語言
  • 計算機硬件
  • 計算機係統
  • RISC-V
  • MIPS
  • 處理器設計
  • 存儲係統
想要找書就要到 小美書屋
立刻按 ctrl+D收藏本頁
你會得到大驚喜!!

具體描述

《計算機組成與設計:硬件/軟件接口(英文版·第4版·ARM版)》采用瞭一個MIPS處理器來展示計算機硬件技術、流水綫、存儲器層次結構以及I/O等基本功能。此外。《計算機組成與設計:硬件/軟件接口(英文版·第4版·ARM版)》還包括一些關於x86架構的介紹。

這本最暢銷的計算機組成書籍經過全麵更新,關注現今發生在計算機體係結構領域的革命性變革:從單處理器發展到多核微處理器。此外,齣版這本書的ARM版是為瞭強調嵌入式係統對於全亞洲計算行業的重要性,並采用ARM處理器來討論實際計算機的指令集和算術運算。因為ARM是用於嵌入式設備的最流行的指令集架構,而全世界每年約銷售40億個嵌入式設備。與前幾版一樣。

采用ARMv6(ARM 11係列)為主要架構來展示指令係統和計算機算術運算的基本功能。

覆蓋從串行計算到並行計算的革命性變革,新增瞭關於並行化的一章,並且每章中還有一些強調並行硬件和軟件主題的小節。

新增一個由NVIDIA的首席科學傢和架構主管撰寫的附錄,介紹瞭現代GPU的齣現和重要性,首次詳細描述瞭這個針對可視計算進行瞭優化的高度並行化、多綫程、多核的處理器。

描述一種度量多核性能的獨特方法——“Roofline model”,自帶benchmark測試和分析AMD Opteron X4、Intel Xeo 5000、Sun Ultra SPARC T2和IBM Cell的性能。

涵蓋瞭一些關於閃存和虛擬機的新內容。提供瞭大量富有啓發性的練習題,內容達200多頁。

將AMD Opteron X4和Intel Nehalem作為貫穿《計算機組成與設計:硬件/軟件接口(英文版·第4版·ARM版)》的實例。

用SPEC CPU2006組件更新瞭所有處理器性能實例。

海報:

著者簡介

John L.Hennessy斯坦福大學校長,IEEE和DACM會士,美國國傢工程研究院院士及美國科學藝術研究院院士,因在RISC技術方麵做齣的突齣貢獻而榮獲T2001年的Eckert—Mauchly奬。同時他也是2001年SeymourCray計算機工程奬得主,並且和本書另外一位作者David A.Paterson分享瞭2000年的IEEE John von Neumann奬。

加州大學伯剋利分校計算機科學係教授,美國國傢工程研究院院士,lEEE和ACM會員,曾因成功的啓發式教育方法被IEEE授予James H.MIAligan,Jr.教育奬章。他因為對RISC技術的貢獻而榮獲1 995年IEEE技術成就奬。在RAID技術方麵的成就為他贏得瞭1999年lEEE Reyrlold Johnson信息存儲奬。2000年他和John L Henrlessy分享瞭馮·諾伊曼奬。

圖書目錄

ContentsPrefaceCHAPTERS1 Computer Abstractions and Technology 1.1 Introduction 1.2 Below Your Program 1.3 Under the Covers 1.4 Performance 1.5 The Power Wall 1.6 The Sea Change: The Switch from Uniprocessors to Multiprocessors 1.7 Real Stuff: Manufacturing and Benchmarking the AMD Opteron X4 1.8 Fallacies and Pitfalls 1.9 Concluding Remarks 1.10 Historical Perspective and Further Reading 1.11 Exercises2 Instructions: Language of the Computer 2.1 Introduction 2.2 Operations of the Computer Hardware 2.3 Operands of the Computer Hardware 2.4 Signed and Unsigned Numbers 2.5 Representing Instructions in the Computer 2.6 Logical Operations 2.7 Instructions for Making Decisions 2.8 Supporting Procedures in Computer Hardware 2.9 Communicating with People 2.10 ARM Addressing for 32-Bit Immediates and More Complex Addressing Modes 2.11 Parallelism and Instructions: Synchronization 2.12 Translating and Starting a Program 2.13 A C Sort Example to Put It All Together : This icon identi.es material on the 2.14 Arrays versus Pointers 2.15 Advanced Material: Compiling C and Interpreting Java 2.16 Real Stuff: MIPS Instructions 2.17 Real Stuff: x86 Instructions 2.18 Fallacies and Pitfalls 2.19 Concluding Remarks 2.20 Historical Perspective and Further Reading 2.21 Exercises3 Arithmetic for Computers 3.1 Introduction 3.2 Addition and Subtraction 3.3 Multiplication 3.4 Division 3.5 Floating Point 3.6 Parallelism and Computer Arithmetic: Associativity 3.7 Real Stuff: Floating Point in the x86 3.8 Fallacies and Pitfalls 3.9 Concluding Remarks 3.10 Historical Perspective and Further Reading 3.11 Exercises4 The Processor 4.1 Introduction 4.2 Logic Design Conventions 4.3 Building a Datapath 4.4 A Simple Implementation Scheme 4.5 An Overview of Pipelining 4.6 Pipelined Datapath and Control 4.7 Data Hazards: Forwarding versus Stalling 4.8 Control Hazards 4.9 Exceptions 4.10 Parallelism and Advanced Instruction-Level Parallelism 4.11 Real Stuff: the AMD Opteron X4 (Barcelona) Pipeline 4.12 Advanced Topic: an Introduction to Digital Design Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations 4.13 Fallacies and Pitfalls 4.14 Concluding Remarks 4.15 Historical Perspective and Further Reading 4.16 Exercises5 Large and Fast: Exploiting Memory Hierarchy 5.1 Introduction 5.2 The Basics of Caches 5.3 Measuring and Improving Cache Performance 5.4 Virtual Memory 5.5 A Common Framework for Memory Hierarchies 5.6 Virtual Machines 5.7 Using a Finite-State Machine to Control a Simple Cache 5.8 Parallelism and Memory Hierarchies: Cache Coherence 5.9 Advanced Material: Implementing Cache Controllers 5.10 Real Stuff: the AMD Opteron X4 (Barcelona) and Intel Nehalem Memory Hierarchies 5.11 Fallacies and Pitfalls 5.12 Concluding Remarks 5.13 Historical Perspective and Further Reading 5.14 Exercises6 Storage and Other I/O Topics 6.1 Introduction 6.2 Dependability, Reliability, and Availability 6.3 Disk Storage 6.4 Flash Storage 6.5 Connecting Processors, Memory, and I/O Devices 6.6 Interfacing I/O Devices to the Processor, Memory, and Operating System 6.7 I/O Performance Measures: Examples from Disk and File Systems 6.8 Designing an I/O System 6.9 Parallelism and I/O: Redundant Arrays of Inexpensive Disks 6.10 Real Stuff: Sun Fire x4150 Server 6.11 Advanced Topics: Networks 6.12 Fallacies and Pitfalls 6.13 Concluding Remarks 6.14 Historical Perspective and Further Reading 6.15 Exercises Multicores, Multiprocessors, and Clusters 7.1 Introduction 7.2 The Dif.culty of Creating Parallel Processing Programs 7.3 Shared Memory Multiprocessors 7.4 Clusters and Other Message-Passing Multiprocessors 7.5 Hardware Multithreading 7.6 SISD, MIMD, SIMD, SPMD, and Vector 7.7 Introduction to Graphics Processing Units 7.8 Introduction to Multiprocessor Network Topologies 7.9 Multiprocessor Benchmarks 7.10 Roo.ine: A Simple Performance Model 7.11 Real Stuff: Benchmarking Four Multicores Using the Roo. ine Model 7.12 Fallacies and Pitfalls 7.13 Concluding Remarks 7.14 Historical Perspective and Further Reading 7.15 ExercisesIndex I-1
· · · · · · (收起)

讀後感

評分

評分

評分

評分

評分

用戶評價

评分

概念性的東西

评分

對於想理解計算機底層硬件組織的同學來說,是一部不錯的入門書

评分

還行, 講得清楚, 不過廢話稍多瞭一點

评分

對於想理解計算機底層硬件組織的同學來說,是一部不錯的入門書

评分

對於想理解計算機底層硬件組織的同學來說,是一部不錯的入門書

本站所有內容均為互聯網搜索引擎提供的公開搜索信息,本站不存儲任何數據與內容,任何內容與數據均與本站無關,如有需要請聯繫相關搜索引擎包括但不限於百度google,bing,sogou

© 2025 book.quotespace.org All Rights Reserved. 小美書屋 版权所有