Writing Testbenches - Functional Verification of HDL Models pdf epub mobi txt 电子书 下载 2024


Writing Testbenches - Functional Verification of HDL Models

简体网页||繁体网页
Janick Bergeron
Springer
2000-01-01
0
USD 108.00
Hardcover
9780792377665

图书标签: testbenches  ,verilog  验证  Digital_Circuits  专业  verilog  ic  FPGA   


喜欢 Writing Testbenches - Functional Verification of HDL Models 的读者还喜欢




点击这里下载
    


想要找书就要到 小哈图书下载中心
立刻按 ctrl+D收藏本页
你会得到大惊喜!!

发表于2024-12-25

Writing Testbenches - Functional Verification of HDL Models epub 下载 mobi 下载 pdf 下载 txt 电子书 下载 2024

Writing Testbenches - Functional Verification of HDL Models epub 下载 mobi 下载 pdf 下载 txt 电子书 下载 2024

Writing Testbenches - Functional Verification of HDL Models pdf epub mobi txt 电子书 下载 2024



图书描述

Writing Testbenches: Functional Verification of HDL Models first introduces the necessary concepts and tools of verification, then describes a process for carrying out an effective functional verification of a design. This book also presents techniques for applying a stimulus and monitoring the response of a design by abstracting the operations using bus-functional models. The architecture of testbenches built around these bus-functional models is important for minimizing development and maintenance effort. Behavioral modeling is another important concept presented in this book. It is used to parallelize the implementation and verification of a design and to perform more efficient simulations. For many, behavioral modeling is synonymous with synthesizeable or RTL modeling. In this book, the term `behavioural' is used to describe any model that adequately emulates the functionality of a design, usually using non-synthesizeable constructs and coding style. Writing Testbenches: Functional Verification of HDL Models focuses on the functional verification of hardware designs using either VHDL or Verilog. The reader should have at least a basic knowledge of one of the languages. Ideally, he or she should have experience in writing synthesizeable models and be familiar with running a simulation using any of the available VHDL or Verilog simulators. From the Foreword `With gate counts and system complexity growing exponentially, engineers confront the most perplexing challenge in product design: functional verification. The bulk of the time consumed in the design of new ICs and systems is now spent on verification. New and interesting design technologies like physical synthesis and design reuse that create ever- larger designs only aggravate the problem. What the EDA tool industry has continuously failed to realize is that the real problem is not how to create a 12 million gate IC that runs at 600 MHz, but how to verify it. This text marks the first genuine effort at defining a verification methodology that is independent of both tools and applications. Engineers now have a true reference text for quickly and accurately verifying the functionality of their designs.' Michael Horne, President and CEO, Qualis Design Corporation

Writing Testbenches - Functional Verification of HDL Models 下载 mobi epub pdf txt 电子书

著者简介


图书目录


Writing Testbenches - Functional Verification of HDL Models pdf epub mobi txt 电子书 下载
想要找书就要到 小哈图书下载中心
立刻按 ctrl+D收藏本页
你会得到大惊喜!!

用户评价

评分

评分

评分

评分

评分

读后感

评分

评分

评分

评分

评分

类似图书 点击查看全场最低价

Writing Testbenches - Functional Verification of HDL Models pdf epub mobi txt 电子书 下载 2024


分享链接









相关图书




本站所有内容均为互联网搜索引擎提供的公开搜索信息,本站不存储任何数据与内容,任何内容与数据均与本站无关,如有需要请联系相关搜索引擎包括但不限于百度google,bing,sogou

友情链接

© 2024 qciss.net All Rights Reserved. 小哈图书下载中心 版权所有